
# ESP32-C5 Hardware Design Guidelines



## **Table of contents**

1 8	Table of contents					
1	Late	st Version	of This Document	3		
	1.1	About Th	is Document	3		
		1.1.1 I	ntroduction	3		
		1.1.2 I	Latest Version of This Document	3		
	1.2	Product C	Overview	3		
	1.3	Schematic	Checklist	4		
		1.3.1	Overview	4		
		1.3.2 F	Power Supply	5		
		1.3.3	Chip Power-up and Reset Timing	6		
			Flash and PSRAM			
		1.3.5	Clock Source	8		
		1.3.6 F	RF	9		
		1.3.7 U	JART	11		
			SPI	11		
		1.3.9 S	Strapping Pins	12		
			GPIO	13		
			ADC	14		
		1.3.12 S	SDIO	15		
			JSB	15		
	1.4		out Design	15		
			General Principles of PCB Layout for the Chip	15		
			Power Supply	16		
			Crystal	17		
			Ř	19		
			Flash and PSRAM	21		
			JART	21		
			General Principles of PCB Layout for Modules (Positioning a Module on a Base Board) .	23		
			JSB	23		
			SDIO	23		
			Typical Layout Problems and Solutions	24		
	1.5		Development	25		
			ESP32-C5 Development Boards	25		
			Download Guidelines	25		
	1.6			26		
	1.7					
	1.8	-	History			
	1.9	Disclaimer and Convright Notice 27				

This document provides guidelines for the ESP32-C5 SoC.



### **Chapter 1**

### **Latest Version of This Document**

Check the link to make sure that you use the latest version of this document: https://docs.espressif.com/projects/esp-hardware-design-guidelines/en/latest/esp32c5/index.html

#### 1.1 About This Document

#### 1.1.1 Introduction

The hardware design guidelines advise on how to integrate ESP32-C5 into a product. These guidelines will help to achieve optimal performance of your product, ensuring technical accuracy and adherence to Espressif's standards. The guidelines are intended for hardware and application engineers.

#### 1.1.2 Latest Version of This Document

Check the link to make sure that you use the latest version of this document: https://docs.espressif.com/projects/esp-hardware-design-guidelines/en/latest/esp32c5/index.html

#### 1.2 Product Overview

ESP32-C5 is a system on a chip that integrates the following features:

- Wi-Fi 6 (2.4 & 5 GHz band)
- Bluetooth® 5 (LE)
- 802.15.4 Thread/Zigbee
- High-performance 32-bit RISC-V single-core processor
- Multiple peripherals
- Built-in security hardware

Powered by 40 nm technology, ESP32-C5 provides a robust, highly-integrated platform, which helps meet the continuous demands for efficient power usage, compact design, security, high performance, and reliability. Typical application scenarios for ESP32-C5 include:

- Smart Home
- Industrial Automation

- · Health Care
- Consumer Electronics
- Smart Agriculture
- POS Machines
- Service Robot
- · Audio Devices
- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers
- Wi-Fi + Bluetooth Networking Card

**Note:** Unless otherwise specified, "ESP32-C5" used in this document refers to the series of chips, instead of a specific chip variant.

#### 1.3 Schematic Checklist

#### 1.3.1 Overview

The integrated circuitry of ESP32-C5 requires only 30 electrical components (resistors, capacitors, and inductors) and a crystal, as well as an SPI flash. The high integration of ESP32-C5 allows for simple peripheral circuit design. This chapter details the schematic design of ESP32-C5.

The following figure shows a reference schematic design of ESP32-C5. It can be used as the basis of your schematic design.




Fig. 1: ESP32-C5 Reference Schematic

Any basic ESP32-C5 circuit design may be broken down into the following major building blocks:

- Power supply
- Chip power-up and reset timing
- Flash and PSRAM

- Clock source
- RF
- UART
- Strapping pins
- GPIO
- ADC
- SDIO
- USB

The rest of this chapter details the specifics of circuit design for each of these sections.

#### 1.3.2 Power Supply

The general recommendations for power supply design are:

- When using a single power supply, the recommended power supply voltage is 3.3 V and the output current is no less than 800 mA.
- It is suggested to add an ESD protection diode and a at least 10 μF capacitor at each power entrance.
- The power scheme is shown in Figure ESP32-C5 Power Scheme.

More information about power supply pins can be found in ESP32-C5 Series Datasheet > Section Power Supply.




Fig. 2: ESP32-C5 Power Scheme

#### **Digital Power Supply**

ESP32-C5 has VDDPST1 (pin8), VDDPST2 (pin24), and VDDPST3 (pin39) as the digital power supply pin(s) working in a voltage range of 3.0 V  $\sim$  3.6 V. It is recommended to add an extra 1  $\mu$ F decoupling capacitor close to VDDPST1, and an extra 0.1  $\mu$ F decoupling capacitor close to VDDPST2 and VDDPST3.

Pin VDD\_SPI (pin29) can serve as the power supply for the external device at 3.3 V (typical value), provided by VDDPST2 via  $R_{SPI}$ . Therefore, there will be some voltage drop from VDDPST2. When the VDD\_SPI outputs 3.3 V, it is recommended that users add a 1  $\mu$ F capacitor close to VDD\_SPI.

VDD\_SPI can be connected to and powered by an external power supply.

When not serving as a power supply pin, VDD\_SPI can be used as a regular GPIO.

It is recommended to use the VDD\_SPI to power the external or internal flash/PSRAM.

**Attention:** When using VDD\_SPI as the power supply pin for the in-package flash/PSRAM or external 3.3 V flash/PSRAM, considering the voltage drop mentioned above, VDDPST2 should be 3.0 V or above, so as to meet the requirements of flash/PSRAM's working voltage.

#### **Analog Power Supply**

ESP32-C5' s VDDA1 to VDDA8 pins are the analog power supply pins, working at 3.0 V ~ 3.6 V.

For VDDA1, VDDA2, VDDA6, and VDDA7, because of the high current draw, it is highly recommended to add a separate  $10 \,\mu\text{F}$  capacitor to both the VDDA1/2 and VDDA6/7 power rails.

Add a LC circuit on VDDA1 and VDDA2 power rails to suppress high-frequency harmonics. The inductor's rated current is preferably 500 mA and above.

For the remaining capacitor circuits, please refer to ESP32-C5 Reference Schematic.

#### 1.3.3 Chip Power-up and Reset Timing

ESP32-C5' s CHIP\_PU pin can enable the chip when it is high and reset the chip when it is low.

When ESP32-C5 uses a 3.3 V system power supply, the power rails need some time to stabilize before CHIP\_PU is pulled up and the chip is enabled. Therefore, CHIP\_PU needs to be asserted high after the 3.3 V rails have been brought up.

To reset the chip, keep the reset voltage  $V_{IL\_nRST}$  in the range of (-0.3 ~ 0.25 × VDDPST1) V. To avoid reboots caused by external interferences, make the CHIP\_PU trace as short as possible.

Figure ESP32-C5 Power-up and Reset Timing shows the power-up and reset timing of ESP32-C5.




Fig. 3: ESP32-C5 Power-up and Reset Timing

Table Description of Timing Parameters for Power-up and Reset provides the specific timing requirements.

Table 1: Description of Timing Parameters for Power-up and Reset

Parameter	Description	Minimum (μs)
$t_{STBL}$	Time reserved for the power rails to stabilize before the CHIP_PU	
	pin is pulled high to activate the chip	
$t_{RST}$ Time reserved for CHIP_PU to stay below $V_{IL\_nRST}$ to reset the		50
	chip	

#### **Attention:**

· CHIP\_PU must not be left floating.

- To ensure the correct power-up and reset timing, it is advised to add an RC delay circuit at the CHIP\_PU pin. The recommended setting for the RC delay circuit is usually  $R = 10 \, k\Omega$  and  $C = 1 \, \mu F$ . However, specific parameters should be adjusted based on the characteristics of the actual power supply and the power-up and reset timing of the chip.
- If the user application has one of the following scenarios:
  - Slow power rise or fall, such as during battery charging.
  - Frequent power on/off operations.
  - Unstable power supply, such as in photovoltaic power generation.

Then, the RC circuit itself may not meet the timing requirements, resulting in the chip being unable to boot correctly. In this case, additional designs need to be added, such as:

- Adding an external reset chip or a watchdog chip, typically with a threshold of around 3.0 V.
- Implementing reset functionality through a button or the main controller.

#### 1.3.4 Flash and PSRAM

ESP32-C5 requires in-package or off-package flash to store application firmware and data. In-package PSRAM or off-package PSRAM is optional.

#### **In-Package Flash and PSRAM**

The tables list the pin-to-pin mapping between the chip and in-package flash/PSRAM. Please note that the following chip pins can connect at most one flash and one PSRAM. That is to say, when there is only flash in the package, the pin occupied by flash can only connect PSRAM and cannot be used for other functions; when there is only PSRAM, the pin occupied by PSRAM can only connect flash; when there are both flash and PSRAM, the pin occupied cannot connect any more flash or PSRAM.

Pin Name	Single SPI flash	Dual SPI flash	Quad SPI flash
SPICLK	CLK	CLK	CLK
SPICS0	CS#	CS#	CS#
SPID	MOSI	SIO0	SIO0
SPIQ	MISO	SIO1	SIO1
SPIWP	WP#		SIO2
SPIHD	HOLD#		SIO3

Table 2: Pin-to-Pin Mapping Between Chip and In-Package Flash

Table 3: Pin-to-Pin Mapping Between Chip and In-Package PSRAM

Pin Name	Single SPI PSRAM	Quad SPI PSRAM
SPICLK	CLK	CLK
SPICS1	CE#	CE#
SPID	SI	SIO0
SPIQ	SO	SIO1
SPIWP		SIO2
SPIHD		SIO3

#### Off-Package Flash and PSRAM

ESP32-C5 supports up to 32 MB off-package flash and PSRAM. It is recommended to add zero-ohm resistor foot-prints in series on the SPI communication lines as shown in Figure *ESP32-C5 Schematic for External Flash/PSRAM*. These footprints provide flexibility for future adjustments, such as tuning drive strength, mitigating RF interference, correcting signal timing, and reducing noise, if needed.




Fig. 4: ESP32-C5 Schematic for External Flash/PSRAM

#### 1.3.5 Clock Source

ESP32-C5 supports two external clock sources:

- External crystal clock source (Compulsory)
- RTC clock source (Optional)

#### **External Crystal Clock Source (Compulsory)**

The ESP32-C5 firmware only supports 48 MHz crystal.

The circuit for the crystal is shown in Figure *ESP32-C5 Schematic for External Crystal*. Note that the accuracy of the selected crystal should be within ±10 ppm.




Fig. 5: ESP32-C5 Schematic for External Crystal

Please add a series inductor on the XTAL\_P clock trace. Initially, it is suggested to use an inductor of 24 nH to reduce the impact of high-frequency crystal harmonics on RF performance, and the value should be adjusted after an overall test.

The initial values of external capacitors C1 and C2 can be determined according to the formula:

$$C_L = \frac{C1 \times C2}{C1 + C2} + C_{stray}$$

where the value of  $C_L$  (load capacitance) can be found in the crystal's datasheet, and the value of  $C_{stray}$  refers to the PCB's stray capacitance. The values of C1 and C2 need to be further adjusted after an overall test as below:

- 1. Select TX tone mode using the Certification and Test Tool.
- 2. Observe the 2.4 or 5 GHz signal with a radio communication analyzer or a spectrum analyzer and demodulate it to obtain the actual frequency offset.
- 3. Adjust the frequency offset to be within ±10 ppm (recommended) by adjusting the external load capacitance.
- When the center frequency offset is positive, it means that the equivalent load capacitance is small, and the external load capacitance needs to be increased.
- When the center frequency offset is negative, it means the equivalent load capacitance is large, and the external load capacitance needs to be reduced.
- External load capacitance at the two sides are usually equal, but in special cases, they may have slightly different values.

#### Note:

- Defects in the manufacturing of crystal (for example, large frequency deviation of more than ±10 ppm, unstable performance within the operating temperature range, etc) may lead to the malfunction of ESP32-C5, resulting in a decrease of the RF performance.
- It is recommended that the amplitude of the crystal is greater than 500 mV.
- When Wi-Fi or Bluetooth connection fails, after ruling out software problems, you may follow the steps mentioned above to ensure that the frequency offset meets the requirements by adjusting capacitors at the two sides of the crystal.

#### **RTC Clock Source (Optional)**

ESP32-C5 supports an external 32.768 kHz crystal to act as the RTC clock. The external RTC clock source enhances timing accuracy and consequently decreases average power consumption, without impacting functionality.

Figure ESP32-C5 Schematic for 32.768 kHz Crystal shows the schematic for the external 32.768 kHz crystal.




Fig. 6: ESP32-C5 Schematic for 32.768 kHz Crystal

Please note the requirements for the 32.768 kHz crystal:

- Equivalent series resistance (ESR)  $\leq 70 \text{ k}\Omega$ .
- Load capacitance at both ends should be configured according to the crystal's specification.

The parallel resistor R is used for biasing the crystal circuit (5 M $\Omega$  < R  $\leq$  10 M $\Omega$ ).

In general, you do not need to populate the resistor.

If the RTC clock source is not required, then the pins for the 32.768 kHz crystal can be used as GPIOs.

#### 1.3.6 RF

#### **RF** Circuit

ESP32-C5' s RF circuit is mainly composed of three parts, the RF traces on the PCB board, the chip matching circuit, the antenna and the antenna matching circuit. Each part should meet the following requirements:

- For the RF traces on the PCB board,  $50 \Omega$  impedance control is required.
- For the chip matching circuit, it must be placed close to the chip. A CLC structure is preferred.
  - The CLC structure is mainly used to adjust the impedance point and suppress harmonics, and a set of LC should be added separately for ANT 2G and ANT 5G RF interfaces.
  - The RF matching circuit is shown in Figure ESP32-C5 Schematic for RF Matching.
- For the antenna and the antenna matching circuit, to ensure radiation performance, the antenna's characteristic impedance must be around 50  $\Omega$ . Adding a CLC matching circuit near the antenna is recommended to adjust the antenna. However, if the available space is limited and the antenna impedance point can be guaranteed to be 50  $\Omega$  by simulation, then there is no need to add a matching circuit near the antenna.
- The ANT\_2G and ANT\_5G RF interfaces can each be connected to a separate antenna (time-division multiplexing) or to a single antenna via a duplexer (LFD182G45DCHD481). The antenna must support dual-band operation.
- It is recommended to include ESD protection devices for the antenna to mitigate electrostatic interference.




Fig. 7: ESP32-C5 Schematic for RF Matching

#### **RF** Tuning

The RF matching parameters vary with the board, so the ones used in Espressif modules could not be applied directly. Follow the instructions below to do RF tuning.

Figure ESP32-C5 RF Tuning Diagram shows the general process of RF tuning.

In the matching circuit, define the port near the chip as Port 1 and the port near the antenna as Port 2. S11 describes the ratio of the signal power reflected back from Port 1 to the input signal power, the transmission performance is best if the matching impedance is conjugate to the chip impedance. S21 is used to describe the transmission loss of signal from Port 1 to Port 2. If S11 is close to the chip conjugate point  $(40 \sim 45)+j0$  (2.4 GHz) or  $(50 \sim 65)+j0$  (5 GHz) and S21 is less than -35 dB at 4.8 GHz and 7.2 GHz, the matching circuit can satisfy transmission requirements.

Connect the two ends of the matching circuit to the network analyzer, and test its signal reflection parameter S11 and transmission parameter S21. Adjust the values of the components in the circuit until S11 and S21 meet the requirements. If your PCB design of the chip strictly follows the PCB design stated in Chapter *PCB Layout Design*, you can refer to the value ranges in Table *Recommended Value Ranges for Components* to debug the matching circuit.

Reference Des-	Recommended Value Range	Recommended Value Range	Serial No.
ignator	for 2.4 GHz	for 5 GHz	
C11	1.2 ~ 3.0 pF	0.2 ~ 1.5 pF	GRM0335C1H1RXBA01L
L2	2.4 ~ 3.0 nH	0 ~ 3 nH	LQP03TN2NXB02D
C12	1.2 ~ 3.0 pF	0.2 ~ 1.5 pF	GRM0335C1H1RXBA01I

Table 4: Recommended Value Ranges for Components

It is recommended to use RF matching components in the 0201 SMD package size. Please use a stub for the first capacitor in the 5 GHz matching circuit on the chip side.




Fig. 8: ESP32-C5 RF Tuning Diagram

Note: If RF function is not required, then the RF pin can be left floating.

#### 1.3.7 **UART**

ESP32-C5 includes three UART interfaces, UART0, UART1, and LP UART, all of which support both hardware flow control (CTS and RTS signals) and software flow control (XON and XOFF).

U0TXD and U0RXD are used as GPIO11 and GPIO12 by default. Other UART interfaces could be mapped to any available GPIO by software configurations. LP UART pin configurations are shown in Table *LP UART Pin Configurations*.

Usually, UART0 is used as the serial port for download and log printing. For instructions on download over UART0, please refer to Section *Download Guidelines*. It is recommended to connect a 499  $\Omega$  series resistor to the U0TXD line to suppress harmonics.

If possible, use other UART interfaces as serial ports for communication. For these interfaces, it is suggested to add a series resistor to the TX line to suppress harmonics.

 Signal
 Pin

 LP\_UART\_DTRN
 XTAL\_32K\_P

 LP\_UART\_DSRN
 XTAL\_32K\_N

 LP\_UART\_RTSN
 MTMS

 LP\_UART\_CTSN
 MTDI

 LP\_UART\_RXD
 MTCK

 LP\_UART\_TXD
 MTDO

Table 5: LP UART Pin Configurations

#### 1.3.8 SPI

When using the SPI function, to improve EMC performance, add a series resistor (or ferrite bead) and a capacitor to ground on the SPI\_CLK trace. If space allows, it is recommended to also add a series resistor and capacitor to

ground on other SPI traces. Ensure that the RC/LC components are placed close to the pins of the chip or module.

#### 1.3.9 Strapping Pins

At each startup or reset, a chip requires some initial configuration parameters, such as in which boot mode to load the chip, etc. These parameters are passed over via the strapping pins. After reset, the strapping pins work as normal function pins.

GPIO25, GPIO26, GPIO27, GPIO28, GPIO7, MTMS, and MTDI are strapping pins.

All the information about strapping pins is covered in ESP32-C5 Series Datasheet > Chapter *Boot Configurations*. In this document, we will mainly cover the strapping pins related to boot mode.

After chip reset is released, the combination of GPIO26, GPIO27, and GPIO28 controls the boot mode. See Table *Boot Mode Control*.

Boot Mode	GPIO26	GPIO27	GPIO28
Default Config	-(Floating)	1 (Pull-up)	1 (Pull-up)
SPI Boot (default)	Any value	Any value	1
Joint Download Boot 0 <sup>1</sup>	Any value	1	0
Joint Download Boot 1 <sup>2</sup>	0	0	0

Table 6: Boot Mode Control

Signals applied to the strapping pins should have specific *setup time* and *hold time*. For more information, see Figure *Setup and Hold Times for Strapping Pins* and Table *Description of Timing Parameters for Strapping Pins*.




Fig. 9: Setup and Hold Times for Strapping Pins

- · USB-Serial-JTAG Download Boot
- UART Download Boot
- SPI Slave Download Boot (chip revision v0.1 only)

- UART Download Boot
- · SDIO Download Boot

<sup>&</sup>lt;sup>1</sup> Joint Download Boot 0 mode supports the following download methods:

 $<sup>^{2}</sup>$  Joint Download Boot 1 mode supports the following download methods:

Table 7: Description of Timing Parameters for Strapping Pins

Parameter	Description	Minimum (ms)
$t_{ m SU}$	Time reserved for the power rails to stabilize before the chip enable	0
	pin (CHIP_PU) is pulled high to activate the chip.	
t <sub>H</sub>	Time reserved for the chip to read the strapping pin values after	3
	CHIP_PU is already high and before these pins start operating as	
	regular IO pins.	

Attention: It is recommended to place a pull-up resistor at the GPIO28 pin.

Do not add high-value capacitors at GPIO28, or the chip may enter download mode.

#### 1.3.10 GPIO

The pins of ESP32-C5 can be configured via IO MUX or GPIO matrix. IO MUX provides the default pin configurations (see ESP32-C5 Series Datasheet > Appendix ESP32-C5 Consolidated Pin Overview), whereas the GPIO matrix is used to route signals from peripherals to GPIO pins. For more information about IO MUX and GPIO matrix, please refer to ESP32-C5 Technical Reference Manual > Chapter IO MUX and GPIO Matrix.

Some peripheral signals have already been routed to certain GPIO pins, while some can be routed to any available GPIO pins. For details, please refer to ESP32-C5 Series Datasheet > Section *Peripherals*.

When using GPIOs, please:

- Pay attention to the states of strapping pins during power-up.
- Pay attention to the default configurations of the GPIOs after reset. The default configurations can be found in Table *IO Pin Default Functions*. It is recommended to add a pull-up or pull-down resistor to pins in the high-impedance state or enable the pull-up and pull-down during software initialization to avoid extra power consumption.
- Avoid using the pins already occupied by flash.
- Only LP GPIOs can be controlled in Deep-sleep mode.

Table 8: IO Pin Default Functions

Pin No	Pin Name	Pin Providing Power	At Reset	After Reset
9	XTAL_32K_P I	VDDPST1		
10	XTAL_32K_N	VDDPST1		
11	MTMS	VDDPST1	IE	IE
12	MTDI	VDDPST1	IE	IE
13	MTCK	VDDPST1		IE, WPU
14	MTDO	VDDPST1	IE	IE
15	GPIO6	VDDPST1	IE	IE
16	GPIO7	VDDPST1	IE	IE
17	GPIO8	VDDPST1		IE
18	GPIO9	VDDPST1		IE
19	GPIO10	VDDPST1		IE
20	U0TXD	VDDPST1		WPU
21	U0RXD	VDDPST1		IE, WPU
22	GPIO13	VDDPST2		IE
23	GPIO14	VDDPST2	USB_PU	IE, USB_PU
25	SPICS1	VDD_SPI	WPU	IE, WPU
26	SPICS0	VDD_SPI	WPU	IE, WPU
27	SPIQ	VDD_SPI	WPU	IE, WPU
28	SPIWP	VDD_SPI	WPU	IE, WPU
29	VDD_SPI			
30	SPIHD	VDD_SPI	WPU	IE, WPU
31	SPICLK	VDD_SPI	WPU	IE, WPU
32	SPID	VDD_SPI	WPU	IE, WPU
33	GPIO23	VDDPST3		IE
34	GPIO24	VDDPST3		IE
35	GPIO25	VDDPST3	IE	IE
36	GPIO26	VDDPST3	IE	IE
37	GPIO27	VDDPST3	IE, WPU	IE, WPU
38	GPIO28	VDDPST3	IE, WPU	IE, WPU

- IE -input enabled
- WPU -internal weak pull-up resistor enabled

#### 1.3.11 ADC

Please add a  $0.1~\mu F$  filter capacitor between ESP pins and ground when using the ADC function to improve accuracy. ADC functions are shown in the table below.

Table 9: ADC Functions

Pin No	IO Pin Name	ADC Function
10	GPIO1	ADC1_CH0
11	GPIO2	ADC1_CH1
12	GPIO3	ADC1_CH2
13	GPIO4	ADC1_CH3
14	GPIO5	ADC1_CH4
15	GPIO6	ADC1_CH5

#### 1.3.12 SDIO

ESP32-C5 series has only one SDIO slave controller that conforms to the industry-standard SDIO Specification Version 2.0. SDIO should be connected to specific GPIOs, namely SDIO\_CMD/GPIO10, SDIO\_CLK/GPIO9, SDIO\_DATA0/GPIO8, SDIO\_DATA1/GPIO7, SDIO\_DATA2/GPIO14, and SDIO\_DATA3/GPIO13. Please add a pull-up resistor to these GPIOs, and preferably reserve a series resistor on each trace.

**Note:** This peripheral is supported by the chip revision v1.0, but not by v0.1.

#### 1.3.13 USB

ESP32-C5 integrates a USB Serial/JTAG controller that supports USB 2.0 full-speed device.

GPIO13 and GPIO14 can be used as D- and D + of USB respectively. It is recommended to populate 22/33 ohm series resistors between the mentioned pins and the USB connector. Also, reserve a footprint for a capacitor to ground on each trace. Note that both components should be placed close to the chip.

The USB RC circuit is shown in Figure Setup and Hold Times for Strapping Pins.




Fig. 10: ESP32-C5 USB RC Schematic

Note that upon power-up, the USB\_D+ signal will fluctuate between high and low states. The high-level signal is relatively strong and requires a robust pull-down resistor to drive it low. Therefore, if you need a stable initial state, adding an external pull-up resistor is recommended to ensure a consistent high-level output voltage at startup.

ESP32-C5 also supports download functions and log message printing via USB. For details please refer to Section *Download Guidelines*.

#### 1.4 PCB Layout Design

This chapter introduces the key points of how to design an ESP32-C5 PCB layout using an ESP32-C5 module (see Figure ESP32-C5 Reference PCB Layout) as an example.

#### 1.4.1 General Principles of PCB Layout for the Chip

It is recommended to use a four-layer PCB design:

- Layer 1 (TOP): Signal traces and components.
- Layer 2 (GND): No signal traces here to ensure a complete GND plane.




Fig. 11: ESP32-C5 Reference PCB Layout

- Layer 3 (POWER): GND plane should be applied to better isolate the RF and crystal. Route power traces and a few signal traces on this layer, provided that there is a complete GND plane under the RF and crystal.
- Layer 4 (BOTTOM): Route a few signal traces here. It is not recommended to place any components on this layer.

#### 1.4.2 Power Supply

Figure ESP32-C5 Power Traces in a Four-layer PCB Design shows the overview of the power traces in a four-layer PCB design.




Fig. 12: ESP32-C5 Power Traces in a Four-layer PCB Design

• Whenever possible, route the power traces on the inner layers (not the ground layer) and connect them to the chip pins through vias. There should be at least two vias if the main power traces need to cross layers. The

- drill diameter on other power traces should be no smaller than the width of the power traces.
- The 3.3 V power traces, highlighted in yellow, are routed as shown in Figure *ESP32-C5 Power Traces in a Four-layer PCB Design*. The width of the main power traces should be no less than 35 mil. The width of VDDA6, VDDA7, VDDA1, and VDDA2 at pin1, pin3, pin40, and pin41 power traces should be no less than 20 mil. The recommended width of other power traces is 10 mil. Ensure the power traces are surrounded by ground copper.
- The ESD protection diode is placed next to the power port (circled in red in Figure *ESP32-C5 Power Traces in a Four-layer PCB Design*). The power trace should have a 10 µF capacitor on its way before entering into the chip. After that, the power traces are divided into several branches using a star-shaped topology, which reduces the coupling between different power pins. Please separate the 2.4 GHz and 5 GHz power traces.
- The power supply for pin1, pin3, pin40, and pin41 is RF related, so please place a 10  $\mu$ F capacitor for each pin.
- Add a CLC/LC filter circuit near pins 40 and 41 to suppress high-frequency harmonics. The power trace can be routed at a 45-degree angle to maintain distance from adjacent RF traces. Except for the  $10~\mu F$  capacitor, it is recommended to use 0201 components. This allows the filter circuit for pins 2 and 3 to be placed closer to the pins, with a GND isolation layer separating them from surrounding RF and GPIO traces, while also maximizing the placement of ground vias. Using 0201 components enables placing a via to the bottom layer at the first capacitor near the chip, while maintaining a keep-out area on other layers, further reducing harmonic interference. See the figure below.




Fig. 13: ESP32-C5 Power Traces for Pins 40 and 41

- Place appropriate decoupling capacitors at the rest of the power pins. Ground vias should be added close to the capacitor's ground pad to ensure a short return path.
- The ground pad at the bottom of the chip should be connected to the ground plane through at least nine ground vias
- The ground pads of the chip and surrounding circuit components should make full contact with the ground copper pour rather than being connected via traces.
- If you need to add a thermal pad EPAD under the chip on the bottom of the module, it is recommended to employ a square grid on the EPAD, cover the gaps with solder paste, and place ground vias in the gaps, as shown in Figure ESP32-C5 Power Traces in a Four-layer PCB Design. This helps effectively reduce solder leakage issues when soldering the module EPAD to the substrate.
- For optimal grounding, connect the EPAD to a large external ground area using wide traces or copper planes. See the figure below.

#### 1.4.3 Crystal

Figure ESP32-C5 Crystal Layout (with Keep-out Area on Top Layer) shows a reference PCB layout where the crystal is connected to the ground through vias and a keep-out area is maintained around the crystal on the top layer for ground isolation.

If there is sufficient ground on the crystal layer, it is recommended to maintain a keep-out area around the crystal for ground isolation. This helps to reduce the value of parasitic capacitance and suppress temperature conduction, which can otherwise affect the frequency offset. If there is no sufficient ground, do not maintain any keep-out area.

The layout of the crystal should follow the guidelines below:

• Ensure a complete GND plane for the RF, crystal, and chip.




Fig. 14: ESP32-C5 EPAD Design at Chip Bottom




Fig. 15: ESP32-C5 Crystal Layout (with Keep-out Area on Top Layer)

- The crystal should be placed far from the clock pin to avoid interference on the chip. The gap should be at least 2.4 mm. It is good practice to add high-density ground vias stitching around the clock trace for better isolation.
- There should be no vias for the clock input and output traces, which means the traces cannot cross layers. The clock traces should not intersect with each other.
- Components in series to the crystal trace should be placed close to the chip side.
- The external matching capacitors should be placed on the two sides of the crystal, preferably at the end of the clock trace, but not connected directly to the series components. This is to make sure the ground pad of the capacitor is close to that of the crystal.
- Do not route high-frequency digital signal traces under the crystal. It is best not to route any signal trace under the crystal. The vias on the power traces on both sides of the crystal clock trace should be placed as far away from the clock trace as possible, and the two sides of the clock trace should be surrounded by ground copper.
- As the crystal is a sensitive component, do not place any magnetic components nearby that may cause interference, for example large inductance component, and ensure that there is a clean large-area ground plane around the crystal.

#### 1.4.4 RF

The RF trace is routed as shown highlighted in pink in Figure ESP32-C5 RF Layout in a Four-layer PCB Design.




Fig. 16: ESP32-C5 RF Layout in a Four-layer PCB Design

The RF layout should meet the following guidelines:

- A CLC matching circuit should be added to the RF trace. Please use 0201 components and place
  them close to the pin in a zigzag. In other words, the two capacitors should not be oriented in the
  same direction to minimize interference.
- The RF trace should have a 50  $\Omega$  characteristic impedance. The reference plane is the second layer. For designing the RF trace at 50  $\Omega$  impedance, you could refer to the PCB stack-up design shown below.
- In the 5 GHz matching circuit, add a stub to the ground at the ground pad of the first matching capacitor to suppress the second harmonics. It is preferable to keep the stub length 10 mil, and determine the stub width according to the PCB stack-up so that the characteristic impedance of the stub is  $100 \Omega \pm 10\%$ . In addition, please connect the stub via to the third layer, and maintain a keep-out area on the first and second layers. The trace highlighted in Figure ESP32-C5 Stub in a Four-layer PCB Design is the stub. Note that a stub is not required for package types above 0201.
- It is recommended to keep all layers clear under the IPEX antenna connector. See the figure below.
- For PCB antennas, make sure to validate them through both simulation and real-world testing on a development board. It is recommended to include an additional CLC matching circuit for antenna tuning. Place this circuit as close to the antenna as possible.
- The RF trace should have a consistent width and not branch out. It should be as short as possible with dense ground vias around for interference shielding.

Thickness (mm)	Impedance (Ohm)	Gap (mil)	Width (mil)	Gap (mil)
-	50	12.2	12.6	12.2

Stack up	Material	Base copper (oz)	Finished Layer Thickness (mil)	DK
SM			0.4	4
L1_Top	Finished Copper 1 oz	0.33	0.8 ( Min )	
PP	7628 TG150 RC50%		8	4.39
L2_Gnd		1	1.2	
Core	Core		Adjustable	4.43
L3_Power		1	1.2	
/PP/	7628 TG150 RC50%		8	4.39
L4_Bottom	Finished Copper 1 oz	0.33	0.8 ( Min )	
SM			0.4	4

Fig. 17: ESP32-C5 PCB Stack-up Design




Fig. 18: ESP32-C5 Stub in a Four-layer PCB Design




Fig. 19: ESP32-C5 IPEX Layout

- The RF trace should be routed on the outer layer without vias, i.e., should not cross layers. The RF trace should be routed at a 135° angle, or with circular arcs if trace bends are required.
- The ground plane on the adjacent layer needs to be complete. Do not route any traces under the RF trace whenever possible.
- There should be no high-frequency signal traces routed close to the RF trace. The RF antenna should be placed away from high-frequency components, such as crystals, DDR SDRAM, high-frequency clocks, etc. In addition, the USB port, USB-to-serial chip, UART signal lines (including traces, vias, test points, header pins, etc.) must be as far away from the antenna as possible. The UART signal line should be surrounded by ground copper and ground vias.

#### 1.4.5 Flash and PSRAM

The layout for flash should follow the guidelines below:

- Place the zero-ohm resistors in series on the SPI lines close to the chip.
- Route the SPI traces on the inner layer (e.g., the third layer) whenever possible, and add ground copper and ground vias around the clock and data traces of SPI separately.
- If the flash and PSRAM are located far from the chip, it is recommended to place appropriate decoupling capacitors both at VDD\_SPI and near the flash and PSRAM.

Figure ESP32-C5 Quad SPI Flash Layout shows the quad SPI flash layout.

#### 1.4.6 UART

Figure ESP32-C5 UART Layout shows the UART layout.

The UART layout should meet the following guidelines:

- The series resistor on the U0TXD trace needs to be placed close to the chip side and away from the crystal.
- The U0TXD and U0RXD traces on the top layer should be as short as possible.
- The UART trace should be surrounded by ground copper and ground vias stitching.




Fig. 20: ESP32-C5 Quad SPI Flash Layout




Fig. 21: ESP32-C5 UART Layout

## 1.4.7 General Principles of PCB Layout for Modules (Positioning a Module on a Base Board)

If module-on-board design is adopted, attention should be paid while positioning the module on the base board. The interference of the baseboard on the module's antenna performance should be minimized.

It is suggested to place the module's on-board PCB antenna outside the base board, and the GND point of the antenna closest to the board. In the following example figures, positions with mark  $\checkmark$  are strongly recommended, while positions without a mark are not recommended.




Fig. 22: Placement of ESP32-C5 Modules on Base Board (antenna GND point on the right)

If the PCB antenna cannot be placed outside the board, please ensure a clearance of at least 15 mm around the antenna area (no copper, routing, or components on it), and place the GND point of the antenna closest to the board. If there is a base board under the antenna area, it is recommended to cut it off to minimize its impact on the antenna. Figure *Keepout Zone for ESP32-C5 Module* 's *Antenna on the Base Board* shows the suggested clearance for modules whose antenna GND point is on the right.

When designing an end product, attention should be paid to the interference caused by the housing of the antenna and it is recommended to carry out RF verification. It is necessary to test the throughput and communication signal range of the whole product to ensure the product's actual RF performance.

#### 1.4.8 USB

The USB layout should meet the following guidelines:

- Place the RC circuit on the USB traces close to the chip side.
- Use differential pairs and route them in parallel at equal lengths.
- Make sure there is a complete reference ground plane and surround the USB traces with ground copper.

#### 1.4.9 **SDIO**

The SDIO layout should follow the guidelines below:

Minimize parasitic capacitance of SDIO traces as they involve high-speed signals.




Fig. 23: Keepout Zone for ESP32-C5 Module's Antenna on the Base Board

- The trace lengths for SDIO\_CMD and SDIO\_DATA0 ~ SDIO\_DATA3 should be within ± 3 mil of the SDIO\_CLK trace length. Use serpentine routing if necessary.
- It is recommended to surround the SDIO\_CLK trace with ground copper. Keep the total trace length from SDIO GPIOs to the master SDIO interface as short as possible, ideally within 2000 mil, and no more than 2500 mil.
- Ensure that SDIO traces do not cross layers.

**Note:** This peripheral is supported by the chip revision v1.0, but not by v0.1.

#### 1.4.10 Typical Layout Problems and Solutions

When ESP32-C5 sends data packages, the voltage ripple is small, but RF TX performance is poor.

**Analysis:** The RF TX performance can be affected not only by voltage ripples, but also by the crystal itself. Poor quality and big frequency offsets of the crystal decrease the RF TX performance. The crystal clock may be corrupted by other interfering signals, such as high-speed output or input signals. In addition, high-frequency signal traces, such as the SDIO traces and UART traces under the crystal, could also result in the malfunction of the crystal. Besides, sensitive components or radiating components, such as inductors and antennas, may also decrease the RF performance.

**Solution:** This problem is caused by improper layout for the crystal and can be solved by re-layout. Please refer to Section *Crystal* for details.

When ESP32-C5 sends data packages, the power value is much higher or lower than the target power value, and the EVM is relatively poor.

**Analysis:** The disparity between the tested value and the target value may be due to signal reflection caused by the impedance mismatch on the transmission line connecting the RF pin and the antenna. Besides, the impedance

mismatch will affect the working state of the internal PA, making the PA prematurely access the saturated region in an abnormal way. The EVM becomes poor as the signal distortion happens.

**Solution:** Match the antenna's impedance with the  $\pi$ -type circuit on the RF trace, so that the impedance of the antenna as seen from the RF pin matches closely with that of the chip. This reduces reflections to the minimum.

#### TX performance is not bad, but the RX sensitivity is low.

**Analysis:** Good TX performance indicates proper RF impedance matching. Poor RX sensitivity may result from external coupling to the antenna. For instance, the crystal signal harmonics could couple to the antenna. If the TX and RX traces of UART cross over with RF trace, they will affect the RX performance, as well. If there are many high-frequency interference sources on the board, signal integrity should be considered.

**Solution:** Keep the antenna away from crystals. Do not route high-frequency signal traces close to the RF trace. Please refer to Section *RF* for details.

#### 1.5 Hardware Development

**Note:** Use the following tools to open the files in module reference designs:

- .DSN files: OrCAD Capture V16.6
- .pcb files: Pads Layout VX.2. If you cannot open the .pcb files, please try importing the .asc files into your software to view the PCB layout.

#### 1.5.1 ESP32-C5 Development Boards

For a list of the latest designs of ESP32-C5 boards please check the Development Boards section on Espressif's official website.

#### 1.5.2 Download Guidelines

You can download firmware to ESP32-C5 via UART and USB.

To download via UART:

- 1. Before the download, make sure to set the chip or module to Joint Download Boot mode, according to Table *Boot Mode Control*.
- 2. Power up the chip or module and check the log via the UART0 serial port. If the log shows "waiting for download", the chip or module has entered Joint Download Boot mode.
- 3. Download your firmware into flash via UART using the Flash Download Tool.
- 4. After the firmware has been downloaded, pull GPIO28 high or leave it floating to make sure that the chip or module enters SPI Boot mode.
- 5. Power up the chip or module again. The chip will read and execute the new firmware during initialization.

To download via USB:

- 1. If the flash is empty, set the chip or module to Joint Download Boot mode, according to Table *Boot Mode Control*.
- 2. Power up the chip or module and check the log via USB serial port. If the log shows "waiting for download", the chip or module has entered Joint Download Boot mode.
- 3. Download your firmware into flash via USB using Flash Download Tool.
- 4. After the firmware has been downloaded, pull GPIO28 high or leave it floating to make sure that the chip or module enters SPI Boot mode.
- 5. Power up the chip or module again. The chip will read and execute the new firmware during initialization.

6. If the flash is not empty, start directly from Step 3.

#### Note:

- It is advised to download the firmware only after the "waiting for download" log shows via the serial port.
- Serial tools cannot be used simultaneously with the Flash Download Tool on one COM port.
- The USB auto-download will be disabled if the following conditions occur in the application, where it will be necessary to set the chip or module to Joint Download Boot mode first by configuring the strapping pin.
  - USB PHY is disabled by the application;
  - USB is secondary developed for other USB functions, e.g., USB host, USB standard device;
  - USB IOs are configured to other peripherals, such as UART and LEDC.
- It is recommended that the user retains control of the strapping pins to avoid the USB download function not being available in case of the above scenario.

#### 1.6 Related Documentation and Resources

- ESP32-C5 Chip Variants
- Modules
- ESP32-C5 Development Boards
- Espressif KiCad Library
- ESP Product Selector
- Regulatory Certificates
- User Forum (Hardware)
- Technical Support

#### 1.7 Glossary

The glossary contains terms and acronyms that are used in this document.

Term	Description
CLC	Capacitor-Inductor-Capacitor
DDR SDRAM	Double Data Rate Synchronous Dynamic Random-Access Memory
ESD	Electrostatic Discharge
LC	Inductor-Capacitor
PA	Power Amplifier
RC	Resistor-Capacitor
RTC	Real-Time Clock
Zero-ohm resistor	A zero-ohm resistor acts as a placeholder in the circuit, allowing for the replacement with
	a higher-ohm resistor based on specific design requirements.

#### 1.8 Revision History

This is the first release of the ESP32-C5 Hardware Design Guidelines.

#### 1.9 Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

All third party's information in this document is provided as is with no warranties to its authenticity and accuracy.

No warranty is provided to this document for its merchantability, non-infringement, fitness for any particular purpose, nor does any warranty otherwise arising out of any proposal, specification or sample.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.